

VI

What is claimed is:

- 1 1. A method for generating a pipelined synchronized circuit representation of a
2 program loop, comprising:
3 generating a dependence graph from the program loop, the dependence graph
4 representing operations and registers and connections therebetween;
5 determining a minimum clock period and initiation interval from the dependence
6 graph, and establishing a current minimum clock period as a function of the minimum
7 clock period and establishing the initiation interval as a current initiation interval; and
8 iteratively attempting to generate a scheduled graph from operations and registers
9 of the dependence graph using the current minimum clock period and the current initiation
10 interval as scheduling constraints, and if an attempt to generate a scheduled graph fails in
11 an iteration, then increasing the current minimum clock period for a next iteration.

- 1 2. The method of claim 1, further comprising:
2 if attempts to generate a scheduled graph fail with increasing current minimum
3 clock periods, then,
4 resetting the current minimum clock period to the minimum clock period;
5 increasing the current initiation interval; and
6 repeating the step of iteratively attempting to generate a scheduled graph
7 and the steps of resetting the current minimum clock period and increasing the
8 current initiation interval until a scheduled graph is generated.

- 1 3. The method of claim 2, further comprising compacting the scheduled graph.

- 1 4. The method of claim 3, wherein the scheduled graph is divided into a plurality of
2 time-ordered timeslots that are bounded by storage elements, the method further
3 comprising selectively moving operations between timeslots as a function of storage
4 element requirements of possible movements.

- 1 5. The method of claim 4, further comprising inserting registers between selected
2 operations in the scheduled graph.

1 6. The method of claim 5, further comprising if the initiation interval is greater than
2 1, generating a controller for selectively enabling the operations and registers in the
3 timeslots.

1 7. The method of claim 1, further comprising:
2 converting the program loop to static single assignment (SSA) form;
3 generating array flow-dependence annotations of the SSA form of the program
4 loop;
5 converting control flow of the SSA form to data flow graph with predicates; and
6 synthesizing the data flow graph into the dependence graph.

1 8. The method of claim 1, wherein increasing the current minimum clock period
2 includes multiplying the current minimum clock period by a selected value.

1 9. The method of claim 1, wherein the initial value of the current minimum clock
2 period is obtained by multiplying the minimum clock period by a selected dilation factor
3 that is greater than 1.

1 10. A method for generating a plurality of pipelined synchronized circuit
2 representations of a program loop, comprising:
3 (a) generating a dependence graph from the program loop, the dependence graph
4 representing operations and registers and connections therebetween;
5 (b) determining a minimum clock period and initiation interval from the
6 dependence graph and establishing a current minimum clock period by multiplying the
7 minimum clock period by a selected dilation factor and establishing the initiation interval
8 as a current initiation interval;
9 (c) iteratively attempting to generate a scheduled graph from operations and
10 registers of the dependence graph using the current minimum clock period and the current
11 initiation interval as scheduling constraints, and if an attempt to generate a scheduled
12 graph fails in an iteration, then increasing the current minimum clock period for a next
13 iteration; and
14 (d) repeating steps (b) - (c) using a plurality of different dilation factors.

1 11. The method of claim 10, further comprising:
 2 if attempts to generate a scheduled graph fail with increasing current minimum
 3 clock periods, then,
 4 resetting the current minimum clock period to the minimum clock period;
 5 increasing the current initiation interval; and
 6 repeating the step of iteratively attempting to generate a scheduled graph
 7 and the steps of resetting the current minimum clock period and increasing the
 8 current initiation interval until a scheduled graph is generated.

1 12. The method of claim 11, further comprising compacting the scheduled graph.

1 13. The method of claim 12, wherein the scheduled graph is divided into a plurality of
 2 time-ordered timeslots that are bounded by storage elements, the method further
 3 comprising selectively moving operations between timeslots as a function of storage
 4 element requirements of possible movements.

1 14. The method of claim 13, further comprising inserting registers between selected
 2 operations in the scheduled graph.

1 15. The method of claim 14, further comprising if the initiation interval is greater than
 2 1, generating a controller for selectively enabling the operations and registers in the
 3 timeslots.

1 16. The method of claim 10, further comprising:
 2 converting the program loop to static single assignment (SSA) form;
 3 generating array flow-dependence annotations of the SSA form of the program
 4 loop;
 5 converting control flow of the SSA form to data flow graph with predicates; and
 6 synthesizing the data flow graph into the dependence graph.

1 17. The method of claim 10, wherein increasing the current minimum clock period
 2 includes multiplying the current minimum clock period by a selected value.

1 18. An apparatus for generating a pipelined synchronized circuit representation of a
 2 program loop, comprising:
 3 means for generating a dependence graph from the program loop, the dependence
 4 graph representing operations and registers and connections therebetween;
 5 means for determining a minimum clock period and initiation interval from the
 6 dependence graph and establishing a current minimum clock period as a function of the
 7 minimum clock period and establishing the initiation interval as a current initiation
 8 interval; and
 9 means for iteratively attempting to generate a scheduled graph from operations and
 10 registers of the dependence graph using the current minimum clock period and the current
 11 initiation interval as scheduling constraints, and if an attempt to generate a scheduled
 12 graph fails in an iteration, then increasing the current minimum clock period for a next
 13 iteration.

1 19. An article of manufacture, comprising:
 2 a computer-readable medium configured with program code for causing a
 3 computer to perform the steps of,
 4 generating a dependence graph from the program loop, the dependence
 5 graph representing operations and registers and connections therebetween;
 6 determining a minimum clock period and initiation interval from the
 7 dependence graph, and establishing a current minimum clock period as a function
 8 of the minimum clock period and establishing the initiation interval as a current
 9 initiation interval; and
 10 iteratively attempting to generate a scheduled graph from operations and
 11 registers of the dependence graph using the current minimum clock period and the
 12 current initiation interval as scheduling constraints, and if an attempt to generate a
 13 scheduled graph fails in an iteration, then increasing the current minimum clock
 14 period for a next iteration.